About Us

SoCQuest is a fabless semiconductor company which develops analog and mixed-mode integrated circuits (ICs) and provides all design services related to this development from spec to silicon. With engineering expertise of over 20 years in the field of electronics, SoCQuest provide end to end solutions for IP.

We are focused and our engagement model is concrete:

Allowing our customers to outsource either complete chip design to our team or jointly work on specific areas of design.

We work with our customers from design planning stage, specifications development, architecture exploration and verification to system modeling and test bench development.

It is crucial for us to ensure the complete satisfaction of our customers, both in our products and in the way we do business.

Our Products

Our Specialized Semicon Products

Every chip design needs standard IP. The use of Silicon IP blocks is a very important part of almost all ASIC-design projects. When using existing designs, and leveraging existing knowledge, you will not only be able to reduce cost, but also risk, and time plan. The team has over 20 years of average experience bringing Analog IP blocks to production across a wide range of markets and process nodes.

Chip Icon
Phase-Locked Loop

Full clocking solution for any application such as USB, DDR, Serdes, HDMI. CDR solutions for high speeds synchronous design, General purpose PLLs for standalone applications like ASIC, SOC

Chip Icon
Power Management Unit

Uniquified power management solution for SOC/ASIC. Proven designs in Switching regulators like BUCK, BOOST, BUCK/BOOST. On chip LDOs with high efficiency and PSR optimization solutions.

Chip Icon
Data Converters

Data conversion circuits with High resolution and high accuracy. Expertise in SAR, Pipelined and SDM ADCs. Resolutions as high as 16bit at low speeds and 12bit at high speeds.

Chip Icon
Serial links

Analog front end for high speed serial links such as HDMI, USB, PCI, MIPI. Full analog solutions of TX and RX operating at the latest standards.. Low speed solutions of LVDS, SPI

Save your precious time and effort spent for finding a solution.

Contact us
Our Services

Our Specialized Services

SoCQuest expertise lies in analog end to end solutions with a system level application. With Analog end solution perspective, we provide an extensive set of full-flow IC design services focused on supporting semiconductor and systems companies in the delivery of analog Ips for SoC, ASIC or FPGA projects.  These services range from a full turnkey solution that delivers a production ready design, to sub-system or IP block development, or having our engineers augment your existing design teams with specialist design, application or EDA tools expertise. If you need design services or want to outsource a specific functional block, let us know. We have an experienced team that can help you to off-load.
Chip Icon
Analog Design
  • Amplifiers, Reference generation circuits
  • Power Management Units (LDO, Buck-Boost Regulators)
  • Audio and Power Amplifiers
  • High-speed serial links (Serializer/Deserializer)
  • Data converters
  • Clocking circuits, PLL and Clock Data Recovery (CDR)
  • Calibration blocks
Chip Icon
Analog and RF Layout
  • Layout services for Standard Cells design enablement
  • General Purpose IOs
  • ESD layout designs for HBM, CDM, and MM
  • Layouts for TSMC, SS, GF foundry nodes
  • DRC, LVS, PERC, DFM, Reliability checks like EMIR and Aging
Chip Icon
Analog Simulation Verification/Automation
  • Automation for full corner cases coverage for blocks/IP
  • Mixed-signal simulations with analog and digital
  • PVT (Process, Voltage, Temperature) simulations
Chip Icon
Analog Behavioral Modeling
  • Hierarchical modeling for every cell down to the lowest level using Verilog-AMS, Verilog-A, Verilog, VHDL, SystemVerilog
  • Behavioral model at IP/System level for early access to the pin interface

Digital Frontend and Backend

Chip Icon
RTL Design and Verification
  • Robust RTL designs optimized for smaller SoCs
  • Expertise in RTL development across IPs, SoCs, and ASICs
  • Optimal designs focused on reducing area and power consumption
  • Comprehensive digital verification of RTL with high test coverage
Chip Icon
Implementation and Physical Design
  • Synthesizing the netlist
  • Timing closure and Static Timing Analysis (STA)
  • Placement and routing
Chip Icon
Design for Testability (DFT)
  • Ensures chips are testable and manufacturable with high yield.
System Level Architecting
RTL coding Analog RF, Mixed signal circuit Design
Functional Verification/prototyping Circuit Simulations
Design for Testability Analog Verification and Modeling
Logic/Physical Design Analog/RF Layout Design
Scroll